verilog timescale simulation speed